diff options
author | David Robillard <d@drobilla.net> | 2008-06-09 03:02:51 +0000 |
---|---|---|
committer | David Robillard <d@drobilla.net> | 2008-06-09 03:02:51 +0000 |
commit | 6e1958dbf0a42d3fc61e50ef87144c6dccdaa5f9 (patch) | |
tree | 13b78a4b01beb96a87544480b5f79e7cf7895364 | |
parent | 15cb25756c830a07382cb4a0ce4b82e22735df3d (diff) | |
download | ingen-6e1958dbf0a42d3fc61e50ef87144c6dccdaa5f9.tar.gz ingen-6e1958dbf0a42d3fc61e50ef87144c6dccdaa5f9.tar.bz2 ingen-6e1958dbf0a42d3fc61e50ef87144c6dccdaa5f9.zip |
Fix SSE detection (for denormal protection).
git-svn-id: http://svn.drobilla.net/lad/ingen@1240 a436a847-0d15-0410-975c-d299462d15a1
-rw-r--r-- | configure.ac | 4 | ||||
-rw-r--r-- | src/libs/engine/util.hpp | 33 |
2 files changed, 23 insertions, 14 deletions
diff --git a/configure.ac b/configure.ac index 3c175ab6..7452ca3d 100644 --- a/configure.ac +++ b/configure.ac @@ -56,6 +56,10 @@ CONFIG_H_PATH="$builddir/config/config.h" INGEN_CFLAGS="-I$abs_srcdir/src/common -I$abs_srcdir/src/libs -I$abs_srcdir/src/libs/engine/events -I$abs_srcdir/src" AC_SUBST(INGEN_CFLAGS) +# Check for 64-bit platform +AC_CHECK_SIZEOF([void *]) + + #################### COMMAND LINE PARAMETERS AC_ARG_ENABLE(debug, diff --git a/src/libs/engine/util.hpp b/src/libs/engine/util.hpp index 1daf3554..8f97beb3 100644 --- a/src/libs/engine/util.hpp +++ b/src/libs/engine/util.hpp @@ -27,6 +27,14 @@ #include <xmmintrin.h> #endif +#ifdef USE_ASSEMBLY +# if SIZEOF_VOID_P==8 +# define cpuid(a,b,c,d,n) asm("xchgq %%rbx, %1; cpuid; xchgq %%rbx, %1": "=a" (a), "=r" (b), "=c" (c), "=d" (d) : "a" (n)); +# else +# define cpuid(a,b,c,d,n) asm("xchgl %%ebx, %1; cpuid; xchgl %%ebx, %1": "=a" (a), "=r" (b), "=c" (c), "=d" (d) : "a" (n)); +# endif +#endif + namespace Ingen { /** Set flags to disable denormal processing. @@ -36,27 +44,24 @@ set_denormal_flags() { #ifdef USE_ASSEMBLY #ifdef __SSE__ - unsigned long a, b, c, d; + unsigned long a, b, c, d0, d1; + int stepping, model, family, extfamily; - asm("cpuid": "=a" (a), "=b" (b), "=c" (c), "=d" (d) : "a" (1)); - if (d & 1<<25) { /* It has SSE support */ + cpuid(a,b,c,d1,1); + if (d1 & 1<<25) { /* It has SSE support */ _MM_SET_FLUSH_ZERO_MODE(_MM_FLUSH_ZERO_ON); - - asm("cpuid": "=a" (a), "=b" (b), "=c" (c), "=d" (d) : "a" (0)); + family = (a >> 8) & 0xf; + extfamily = (a >> 20) & 0xff; + model = (a >> 4) & 0xf; + stepping = a & 0xf; + cpuid(a,b,c,d0,0); if (b == 0x756e6547) { /* It's an Intel */ - int stepping, model, family, extfamily; - - family = (a >> 8) & 0xf; - extfamily = (a >> 20) & 0xff; - model = (a >> 4) & 0xf; - stepping = a & 0xf; if (family == 15 && extfamily == 0 && model == 0 && stepping < 7) { return; } } - asm("cpuid": "=a" (a), "=b" (b), "=c" (c), "=d" (d) : "a" (1)); - if (d & 1<<26) { /* bit 26, SSE2 support */ - _mm_setcsr(_mm_getcsr() | 0x40); + if (d1 & 1<<26) { /* bit 26, SSE2 support */ + _mm_setcsr(_mm_getcsr() | 0x8040); // set DAZ and FZ bits of MXCSR //cerr << "Set SSE denormal fix flag." << endl; } } else { |